WOS - Web of Science
Permanent URI for this collectionhttps://acikarsiv.thk.edu.tr/handle/123456789/2552
Browse
13 results
Filters
Advanced Search
Filter by
Settings
Search Results
Publication A Novel Current-Controlled Oscillator-Based Low-Supply-Voltage Microbolometer Readout Architecture(World Scientific Pub Co Pte Lt, 2020-01-06) Mehmet Ali Gülden; Enver Çavuş; Zencir, ErtanIn this paper, we present a novel, almost-digital approach for bolometer readout circuits to overcome the area and power dissipation bottlenecks of analog-based classical microbolometer circuits. A current-controlled oscillator (CCO)-based analog-to-digital converter (ADC) is utilized instead of a capacitive transimpedance amplifier (CTIA) in the classical readout circuits. This approach, which has not been reported before, both produces the required gain in the bolometer input circuit and directly digitizes the bolometer signal. With the proposed architecture, the need for large capacitances (of the order of 10–15[Formula: see text]pF for each column) at which the current is accumulated in the bolometer circuits and the voltage headroom limitation of classical microbolometer circuits are eliminated. Therefore, the proposed architecture permits to design readout circuits with reduced pixel pitch and lower power supply, both of which in turn lead to higher-resolution Focal Plane Arrays (FPAs) with lower power dissipation. The new architecture is modeled and simulated using a 180-nm CMOS process for sensitivity, noise performance, and power dissipation. Unlike the 3.3-V power supply usage of classical readout circuits, the proposed design utilizes 1.2-V analog and 0.9-V digital supply voltages with a power dissipation of almost half of the classical approach.Publication A 120 MHz fast automatic tuning CMOS active-RC lowpass filter(ELSEVIER SCI LTD, 2023) Yesil, Ercem; Zencir, Ertan; Zencir, Ertan; Turkiye Bilimsel ve Teknolojik Arastirma Kurumu (TUBITAK); Turk Hava Kurumu University; Turkish Aeronautical AssociationIn this paper, a fast automatic cutoff frequency calibrating, CMOS lowpass filter with linear-in-dB tunable gain and constant in-band group delay is presented. The automatic frequency tuning (AFT) circuit can successfully tune the cutoff frequency to 120 MHz with less than 4.7% error. In-band group delay variation is handled using a capacitor process variation detection circuit (CPVD), and the overall tuning time is less than 700 ns. The design is done using STM PD-SOI 130 nm CMOS process, and the supply voltage is 1.2 V with a total power consumption of 21.7 mW. The overall filter provides a programmable linear-in-dB gain of 0.5 dB to 17.6 dB range with a cutoff tuning range of 80 to 180 MHz. The in-band group delay variation is below 500 ps with an adjacent channel ratio (ACR) of 85 dB. The spurious free dynamic range (SFDR) is over 66.6 dBc. The active area of the filter with tuning is 0.171 mm2.Publication A low-power 65-nm CMOS mixer linearized with IM2 injection for V2X applications(SPRINGER, 2022) Ozkan, Bahadir; Zencir, Ertan; Zencir, Ertan; Turkiye Bilimsel ve Teknolojik Arastirma Kurumu (TUBITAK); Turkish Aeronautical Association; Turk Hava Kurumu UniversityIn this paper, high linearity, low power down-conversion mixer is presented with a 65-nm CMOS process for vehicle-to-everything (V2X) applications. 5G NR V2X standard has a carrier frequency of 5.9 GHz with 10 and 20 MHz narrow bandwidth options. The mixer design uses a double-balanced topology with a second-order intermodulation injection linearization technique to improve the linearity performance. The charge injection method is also used to decrease the noise figure of the circuit. The designed circuit shows a single sideband integrated noise figure of 16.5 dB with a total conversion gain of 2 dB. The third-order input intercept point is obtained as 19.86 dBm. The design consumes a total current of 6 mA from a 1.2-V supply voltage. To the best of the authors' knowledge, this technique is the first applied to mixer design that has been designed for 5G NR based C-V2X applications in the literature.Publication Gain and Bandwidth Programmable Fourth-Order Multiple Feedback Butterworth Low-Pass Filter for C-V2X Applications(WORLD SCIENTIFIC PUBL CO PTE LTD, 2022) Barin, Furkan; Zencir, Ertan; Zencir, Ertan; Turkiye Bilimsel ve Teknolojik Arastirma Kurumu (TUBITAK); Turk Hava Kurumu University; Turkish Aeronautical AssociationA gain and bandwidth tunable active-RC multiple-feedback (MFB) fourth-order low-pass filter is presented, which exhibits four different bandwidths of 10, 20, 30 and 40 MHz and four different gain settings of 0, 4, 8 and 12 dB to meet the requirements of the cellular vehicle-to-everything (C-V2X) standards. The filter uses the cascade of two biquad MFB cells. Gain and bandwidth programmability is achieved by using programmable capacitor and resistor arrays. A logic block is implemented in the filter to adjust the gain transfer function for every tuning option. Also, two-stage miller op-amp topology is chosen to implement biquad MFB cells for minimum complexity and maximum efficiency in low voltage operation. The filter is designed in 65-nm CMOS technology and occupies a 0.181 mm(2) area and it totally consumes 13.41 mW from the 1.2 V supply voltage. To the best of the author's knowledge, this work is the first CMOS baseband filter design that includes both gain and bandwidth programmability implemented for C-V2X applications.Publication Ultra-Wide Bandwidth Fully Differential CMOS Opamp with a Novel Bandwidth Extension Technique for SoC Active Filter Applications(WORLD SCIENTIFIC PUBL CO PTE LTD, 2021) Kayanselcuk, Toprak; Zencir, Ertan; Zencir, Ertan; Turk Hava Kurumu University; Turkish Aeronautical AssociationAn ultra-wide bandwidth fully differential two-stage 65nm CMOS operational amplifier (Opamp) is presented, which uses a novel bandwidth extension technique called pole duplication. This technique is based on relocating the dominant pole with the same location with a non-dominant pole and adjusting 3-dB frequency and stability with a compensation network. Simulation results show that the proposed Opamp has 103MHz 3-dB bandwidth with a 2pF load capacitor. It consumes 9mA current from 1.2-V supply. Transition frequency of 2.4GHz and a gain of 29dB is accomplished. A 2pF load capacitance can be driven at a phase margin of 55 degrees. The suggested pole duplication technique is used to achieve higher 3-dB cut-off frequencies by adjusting the load capacitor. Fully differential two-stage Opamp is presented, which uses a novel bandwidth extension technique, is suitable for SoC active filter applications with 40 mu mx60 mu m layout area and ultra-wide 3-dB bandwidth.Publication A Low Spur 5.9-GHz CMOS Frequency Synthesizer with Loop Sampling Filter for C-V2X Applications(WORLD SCIENTIFIC PUBL CO PTE LTD, 2023) Ulusoy, Emre; Zencir, Ertan; Zencir, Ertan; Turkiye Bilimsel ve Teknolojik Arastirma Kurumu (TUBITAK); Istanbul Technical University; Turkish Aeronautical Association; Turk Hava Kurumu UniversityIn this paper, a very low spur 5.9-GHz integer-N frequency synthesizer designed for a Cellular Vehicle-to-Everything (C-V2X) receiver is presented. The PLL is referenced to a 10-MHz crystal oscillator and the design is implemented in a 65-nm CMOS process. The output of the synthesizer has differential quadrature topology and provides the local oscillator signal to a downconverter mixer of C-V2X receiver. Post-layout simulations show that the reference spurs are better than -88dBc through loop sampling technique which was implemented in a 11.8-GHz VCO design for the first time to the best of our knowledge. The best spur level without the loop sampling technique applied is limited to -55dBc. Using the loop sampling technique provides a spur reduction of 33dB which is a significant improvement at this frequency. Based on post-layout simulations, the design has a phase noise of -97/-99/-114dBc for 10kHz/100kHz/1MHz frequency offsets, respectively, which presents competitive numbers with the designs in the literature. The design has 1.2-V nominal supply voltage for the analog and digital blocks. The total power dissipation of the synthesizer core is 6mW from a 1.2-V supply while the output buffers driving a 100-fF load consumes 18mW.Publication New anti-collision protocol for RFID-based student attendance system(IEEE, 2018) Sharabaty, Hassan; Zencir, Ertan; Hameed, Ghassan Ali; Zencir, Ertan; Turk Hava Kurumu University; Turkish Aeronautical AssociationThe importance of Radio Frequency Identification (RFID) systems comes from its ability to communicate remotely with others devices in spite of barriers, obstacles, walls or even the water. RFID also offers a highspeed processing for all operations performed by these systems. The main parts of any RFID system are tags and reader. However, the tags collision problem affects the performance and the accuracy of the identification process. In this paper, we propose a new anti-collision protocol to reduce the tags collisions that take place in RFID based student attendance system. Firstly, development of the two conventional anti-collusion methods is proposed: Dynamic Framed Slotted ALOHA (DFSA), and Basic Framed Slotted ALOHA (BFSA), then, we combine both methods in a novel anti-collision protocol to accelerate the identification process. Comparing to other conventional anti-collusion techniques in the literature, the simulation results show that our proposed protocol decreased the time and slots consumption of the authentication process by 26%. The throughput of the identification process is also increased by approximately 10%, while the number of collided tags are reduced by 49%.Publication Error Performance of Subsampling Digital Power Estimation for Integrated Receivers(WORLD SCIENTIFIC PUBL CO PTE LTD, 2022) Khaleel, Aymen; Zencir, Ertan; Aksoy, Hasan; Zencir, Ertan; Aksoy, Hasan; Koc University; Turk Hava Kurumu University; Turkish Aeronautical AssociationEstimation of signal power levels at the output of integrated receiver building blocks is a vital function as the block voltage or power gains are set based on sensed power levels to maintain constant levels at block outputs in the receiver chain. RF and IF level real-time gain settings are determined with Automatic Gain Control (AGC) loops. AGC loop circuit topologies are usually based on analog detection circuits. These analog power detection circuits are based on techniques such as envelope detection, and logarithmic amplification usually accompanied by severe accuracy issues such as Process, Voltage and Temperature (PVT) spreads preventing correct gain adjustments. Adopting a dominantly digital approach to detect the signal power would ensure a significant reduction in PVT spreads. This work presents a review of the subsampling digital power estimation to create low power digital power estimations alternative to analog methods. The simulations of the method are applied to an AM and a 64-QAM signal. Simulation results show that the power estimation error is within the acceptable level of +/- 1 dB.Publication Self calibrated cooler-less microbolometer readout architecture(ELSEVIER, 2022) Gulden, Mehmet Ali; Zencir, Ertan; Cavus, Enver; Zencir, Ertan; Aselsan; Ankara Yildirim Beyazit University; Turkish Aeronautical Association; Turk Hava Kurumu UniversityThis study describes a new method to compensate bias heating effects for microbolometer readout circuits using a finely adjustable CMOS resistance as a reference. The proposed self calibrated cooler-less structure dynamically modifies CMOS resistance during integration time. This compensation structure also includes a feedback loop, which forces the oscillators to work in the linear region. The proposed self calibration circuit is designed and simulated using a 65-nm process node, and achieves 40 mK NETD (Noise Equivalent Temperature Difference) value for one percent resistance non-uniformity of pixel resistance values across one row. The layout area of this circuit occupies approximately one third of the layout area used by classical readout circuits. The circuit dissipates one third of power compared with classical microbolometer readout approaches.Publication A High-Speed Fully Differential Telescopic Op-Amp for Active Filter Designs in V2X Applications(WORLD SCIENTIFIC PUBL CO PTE LTD, 2022) Barin, Furkan; Zencir, Ertan; Zencir, Ertan; Turkiye Bilimsel ve Teknolojik Arastirma Kurumu (TUBITAK); Turkish Aeronautical Association; Turk Hava Kurumu UniversityIn this paper, an ultra-wideband fully differential two-stage telescopic 65-nm CMOS op-amp is presented, which uses low-voltage design techniques such as level shifter circuits and low-voltage cascade current mirrors. The designed op-amp consists of two stages. While the telescopic first stage provides high speed and low swing, the second stage provides high gain and large swing. Common-mode feedback circuits (CMFB), which contain five transistors OTA and sensing resistors, are used to set the first-stage output to a known value. The designed two-stage telescopic operational amplifier has 41.04 dB lower frequency gain, 1.81 GHz gain-bandwidth product (GBW) and 51.9 degrees phase margin under 5 pF load capacitance. The design consumes a total current of 11.9 mA from a 1.2-V supply voltage. Presented fully differential two-stage telescopic op-amp by using low-voltage design techniques is suitable for active filter in vehicle-to-everything (V2X) applications with 120 mu m x 55 mu m layout area.